

ABSTRACT OF THE DISCLOSURE

A content addressable memory (CAM) device including a plurality of CAM cells, a pair of bit lines and a sense amplifier. Each of the plurality of CAM cells includes a static storage circuit to store a data value and is coupled to the pair of bit lines. The sense amplifier includes a first transistor having first and second terminals coupled to first and second bit lines of the pair of bit lines, respectively.